ABSTRACT
INTRODUCTION
The feature size of integrated circuits has been reduced in the search of enhanced speed, power, silicon area and cost characteristics [1] . Semiconductor technologies with feature sizes of several tens of nanometers are currently in progress. As per, International Technology Roadmap for Semiconductors (ITRS), the future nanometer scale circuits will contain large number of transistors on single chip and operate at clock speeds well over high frequencies. Distributing robust and reliable power, ground and other control signals through interconnects in such a highspeed, high-complexity.
Environment is quite a challenging task. The performance of a high-speed chip is dependent on interconnects, which connect different cells within a VLSI chip. With ever-growing length of interconnects and frequency in a chip, the effects of interconnects cannot be constrained to RC models alone. The importance of on-chip inductance is continuously increasing and the introduction of new materials for low resistance interconnects is in progress. Now a days interconnect delay dominates gate delay in current deep sub micrometer VLSI circuits [2] . With the continuous scaling of technology and increased die area, this behavior is expected to continue. Wide wires are frequently found in global and semi-global interconnects in upper metallic layers. These wires are low resistive lines that can have significant inductive effects. Owing to presence of these inductive effects, the new generation VLSI designers have been forced to model interconnects as distributed RLC models [3] . These RLC line when running parallel to each other have capacitive coupling, which makes the design of interconnects even more important in terms of crosstalk. Many of the research work have been aimed at reducing delay and power dissipation only [4] . Crosstalk noise effects have not been given generally much concern. In a modern interconnect design, interconnects in an adjacent metal layers are tried to keep orthogonal to each other. This is done to reduce crosstalk as much as possible. But with growing interconnect density and reduced chip size, even the non-adjacent interconnects exhibit significant coupling effects.
The impact of this has made on chip's performance of concern in todays design era. The effect of crosstalk induced overshoot generated at a noise-site. The peak overshoot generated at a noisesite can wear out the thin gate oxide layer resulting in permanent failure of the chip [5] . This problem will be noteworthy as the feature size of transistor reduces with advancement of technology. Drawing out exact values of capacitance and inductance induced noise for an interconnect is a very challenging task. For an on-chip interconnect, the different performance of capacitive noise must be taken into consideration. As we know electrostatic interaction between wires is of very short range, consideration of only nearest interconnects provides sufficient accuracy for capacitive coupled noise.
General methods for reducing the effects of crosstalk include bus encoding [6] [7] [8] [9] , wire spacing adjustments [10] , buffer insertion [11] , and shielding [12] .In this paper buffer insertion, skewing, shielding and skewing & shielding simultaneously has been considered for minimizing crosstalk.
Repeater Insertion
Uniform repeater insertion is an efficient technique for driving long interconnects. Uniform repeater insertion technique divides the interconnect into equal sections and make use of equal size repeaters to drive each section [5] . The primary objective of a uniform repeater insertion system is to minimize the time for a signal to propagate through a long interconnect. In this paper it is revealed that inserting repeaters, other than fulfilling its primary goal reduces crosstalk levels also.
Skewing
In this paper crosstalk is reduced using system resource that is time. Time or timing slack has been previously used in buses [13, 14] , where the delay of a coupled bus was reduced by intentionally skewing the timing of adjacent wires. Skewing was applied to reduce the energy dissipation of a coupled bus [15] and was used to reduce bus peak power [16] . In this crosstalk voltage induced on quiet victim wires is reduced as proposed in [17] .
Shielding
Shield insertion is an effective method to reduce crosstalk noise and signal delay uncertainty and has become common practice when routing critical signal and power lines [18] . Inserting shield lines can greatly reduce capacitive coupling [19] by providing a closer current return path for both the interconnect lines.
The remainder of the paper is organized as follows. Section II provides present work implementing crosstalk reduction techniques and discusses obtained results. Finally, conclusions are drawn.
RELATED WORK
Tianpei Zhang et.al [11] presents a method for incorporating crosstalk reduction criteria into global routing under a broad power supply network paradigm. This method utilizes power/ground wires as shields between signal wires to reduce capacitive coupling, while considering the constraints imposed by limited routing and buffering resources. An iterative procedure is employed to route signal wires, assign supply shields, and insert buffers so that both buffer/routing capacity and signal integrity goals are met. In each iteration, shield assignment and buffer insertion are considered simultaneously via a dynamic programming calculations are based on Devgan's metric, and the work demonstrat metric shows good fidelity on average. An effective noise margin inflation technique is also proposed to compensate for the pessimism of Devgan's metric. Experimental results on test cases with up to about 10 000 nets poin number of nets. [20] (both active gate and passive capacitive loads) on the nonideal effects of a coupl interconnect system. Signal delay, power dissipation and crosstalk noise in interconnect can be influenced by variation in load of another interconnect which is coupled to it. For active gate and passive capacitive load variations, such effects are coupled interconnect pair in a 0.13mm technology. Crosstalk between a coupled pair, is affected by transition time of the coupled signal, interconnect length, distance between interconnects, size of driver and receiver, pattern of input, direction of flow of signal and clock skew. In this work, influence of aggressor-line load variations (both active gate and passive capacitive loads) on the non-ideal effects of delay, power consumption and crosstalk in a victim interconnect system are determined through SPICE simulation. In this experiment, the victim line is terminated by a fixed capacitive load and the coupled to aggressor line has variable load, either passive capacitive or active gate. Distr considered for the SPICE simulations
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PRESENT WORK AND
In this paper RLC interconnect model as in Figure 1 . is used to study the effect of crosstalk. RLC parameter values are obtained from ptm models RLC interconnect model analysis Figure 2 . It is observed that at 1GHz signal is distorted which may lead to degradation of signal. So there is a need to maintain the signal integrity which is done using repeater insertion. presents a method for incorporating crosstalk reduction criteria into global routing under a broad power supply network paradigm. This method utilizes power/ground between signal wires to reduce capacitive coupling, while considering the constraints imposed by limited routing and buffering resources. An iterative procedure is employed to route signal wires, assign supply shields, and insert buffers so that both r/routing capacity and signal integrity goals are met. In each iteration, shield assignment and buffer insertion are considered simultaneously via a dynamic programming-like approach. Noise calculations are based on Devgan's metric, and the work demonstrates, for the first time, that this metric shows good fidelity on average. An effective noise margin inflation technique is also proposed to compensate for the pessimism of Devgan's metric. Experimental results on test cases with up to about 10 000 nets point towards an asymptotic runtime that increases linearly with the Gargi Khanna and Rajeevan Chandel [20] analyzes the effects of aggressor-line load variations (both active gate and passive capacitive loads) on the nonideal effects of a coupl interconnect system. Signal delay, power dissipation and crosstalk noise in interconnect can be influenced by variation in load of another interconnect which is coupled to it. For active gate and passive capacitive load variations, such effects are studied through SPICE simulations of a coupled interconnect pair in a 0.13mm technology. Crosstalk between a coupled pair, is affected by transition time of the coupled signal, interconnect length, distance between interconnects, size er, pattern of input, direction of flow of signal and clock skew. In this work, line load variations (both active gate and passive capacitive loads) on the ideal effects of delay, power consumption and crosstalk in a victim-line of a coupled VLSI interconnect system are determined through SPICE simulation. In this experiment, the victim line is terminated by a fixed capacitive load and the coupled to aggressor line has variable load, either passive capacitive or active gate. Distributed RLC transmission model of interconnect is considered for the SPICE simulations.
ND ANALYSIS
In this paper RLC interconnect model as in Figure 1 . is used to study the effect of crosstalk. RLC parameter values are obtained from ptm models R= 36.666ohms, L= 1.8358nH and C=82.932fF.
Figure1. RLC interconnect model
RLC interconnect model analysis has been done and simulation results at 1GHz are shown in Figure 2 . It is observed that at 1GHz signal is distorted which may lead to degradation of signal. So there is a need to maintain the signal integrity which is done using repeater insertion. presents a method for incorporating crosstalk reduction criteria into global routing under a broad power supply network paradigm. This method utilizes power/ground between signal wires to reduce capacitive coupling, while considering the constraints imposed by limited routing and buffering resources. An iterative procedure is employed to route signal wires, assign supply shields, and insert buffers so that both r/routing capacity and signal integrity goals are met. In each iteration, shield assignment and like approach. Noise es, for the first time, that this metric shows good fidelity on average. An effective noise margin inflation technique is also proposed to compensate for the pessimism of Devgan's metric. Experimental results on test cases t towards an asymptotic runtime that increases linearly with the line load variations (both active gate and passive capacitive loads) on the nonideal effects of a coupled VLSIinterconnect system. Signal delay, power dissipation and crosstalk noise in interconnect can be influenced by variation in load of another interconnect which is coupled to it. For active gate and studied through SPICE simulations of a coupled interconnect pair in a 0.13mm technology. Crosstalk between a coupled pair, is affected by transition time of the coupled signal, interconnect length, distance between interconnects, size er, pattern of input, direction of flow of signal and clock skew. In this work, line load variations (both active gate and passive capacitive loads) on the of a coupled VLSIinterconnect system are determined through SPICE simulation. In this experiment, the victim line is terminated by a fixed capacitive load and the coupled to aggressor line has variable load, either ibuted RLC transmission model of interconnect is
In this paper RLC interconnect model as in Figure 1 . is used to study the effect of crosstalk. RLC = 36.666ohms, L= 1.8358nH and C=82.932fF.
has been done and simulation results at 1GHz are shown in Figure 2 . It is observed that at 1GHz signal is distorted which may lead to degradation of signal. So there is a need to maintain the signal integrity which is done using repeater insertion. Bidirectional buffers are used in programmable logic devices for amplifying a signal on a line wherein signal flow may be in either direction on line [20] . In this paper Bidirectional buffer is designed as a repeater in RLC interconnects. This bidirection buffers and invertors. Control input pin decides the direction of signal flow as in Table 1 . Bidirectional buffers are used in programmable logic devices for amplifying a signal on a line wherein signal flow may be in either direction on line [20] . In this paper Bidirectional buffer is designed as a repeater in RLC interconnects. This bidirectional buffer is made up of tri buffers and invertors. Control input pin decides the direction of signal flow as in Table 1 . In Figure 4 . Bidirectional Buffer is designed as a repeater at 1GHz in both directions as per input to control signal. Figure 5 . shows when control is high signal flows from A to B and Figure 6 . hows when control is low signal flows from B to A in bidirectional buffer. Bidirectional buffers are used in programmable logic devices for amplifying a signal on a line wherein signal flow may be in either direction on line [20] . In this paper Bidirectional buffer is al buffer is made up of tri-state buffers and invertors. Control input pin decides the direction of signal flow as in Table 1 .
In Figure 4 . Bidirectional Buffer is designed as a repeater at 1GHz in both directions as per input to control signal. Figure 9 . It is observed in Figure 9 . that with buffer insertion in RLC signal has restored to great extent. Transient analysis of this bidirectional buffer is inserted in RLC interconnect model in Figure 9 . It is observed in Figure 9 . that with buffer insertion in RLC signal has restored to Figure 9 . Bidirectional Buffer insertion in interconnects Two parallel interconnect lines are considered along with coupling capacitances to study the effect of crosstalk in interconnects as in Figure 10 . Value of coupling capacitance as per ptm model is chosen to be 88.37fF. The crosstalk is measured with these circuits with voltage sources switching in same and in opposite directions at the receiving buffer input node being referred to as critical node in terms of crosstalk. obtained is as in Figure 9 . It is observed in Figure 9 . that with buffer insertion in RLC signal has restored to capacitances to study the effect of crosstalk in interconnects as in Figure 10 . Value of coupling capacitance as per ptm model is chosen to be 88.37fF. The crosstalk is measured with these circuits with voltage sources ections at the receiving buffer input node being referred to
It is found that when there is switching of voltage drivers in same direction crosstalk observed is less and when Crosstalk induced in circuits due to adjacent interconnects may distort the original signal so it is undesirable in circuits. To minimize this crosstalk minimization technique such as shielding is implemented in Figure 13 . In this ground lines are placed a the crosstalk by providing a closer current return path for both the interconnect lines. Crosstalk induced in circuits due to adjacent interconnects may distort the original signal so it is undesirable in circuits. To minimize this crosstalk minimization technique such as shielding is implemented in Figure 13 . In this ground lines are placed around the victim lines so as to reduce the crosstalk by providing a closer current return path for both the interconnect lines. Crosstalk induced in circuits due to adjacent interconnects may distort the original signal so it is undesirable in circuits. To minimize this crosstalk minimization technique such as shielding is round the victim lines so as to reduce the crosstalk by providing a closer current return path for both the interconnect lines. Skewing, one of the technique to reduce crosstalk is also implemented. In this delay time of 500ps is inserted, so that delay is introduced between the switching times of the drivers which may lead to reduction of crosstalk.
Figure 16. Skewing technique in interconnects
Further crosstalk reduction is implemented using both skewing and shielding techniques simultaneously in by inserting delay time of 500ps in Figure 13 . It is observed that crosstalk is reduced maximum in this case. Table 2 . 
CONCLUSIONS
In order to reduce crosstalk noise, bidirectional buffer operating at 1 GHz frequency is proposed along with buffer insertion and various techniques such as shielding, skewing so as to reduce the crosstalk noise. The proposed buffer also helped to reduce delay. It was observed that crosstalk noise is effectively reduced with these techniques and delay is reduced by 34% with buffer insertion. Thus through the various results obtained using cadence at 180 nm technology node crosstalk is analyzed and reduced through different techniques up to 32% with repeater insertion,47% with skewing, 58% with shielding and 81% with skewing &shielding simultaneously.
FUTURE DEVELOPMENT OF THIS WORK AND APPLICATION AREAS
Crosstalk minimization techniques can be implemented in SOC (system on chip) circuits. Crosstalk degrades the signal integrity which is not desirable for reliable VLSI circuits.Since logic of the signal must be maintained for functionality of various analog and digital circuits so its necessary to reduce the effect of crosstalks due to interconnects on ICs.
